Design Verification Engineer/Lead

INVECAS • Hyderabad, Telangana • Posted June 10, 2026

Position Overview

Experience

  • 4-10 years

    • Role and responsibility:

  • Strong Verification experience at Subsystem or SOC level
  • Strong in System Verilog, Verilog, UVM, C/C++, Scripting
  • Strong debugging skills, problem solving skills.
  • Good attitude , good team player with strong interpersonal skills
  • Power Management, Graphics Domain experience preferred
  • Candidate must have low power verification experience in
  • intel(ODC)/AMD(ODC) projects.

    • Academic Qualification

  • BTech / Mtech Electrical/Electronics/Computers